



8 RT
Gru 2181
4-30-03

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re: Afek et al.

Examiner:

Serial No.: 09/929,877

Group Art Unit: 2181

Filed: August 14, 2001

For: METHODS AND APPARATUS FOR
PROTECTING AGAINST OVERLOAD
CONDITIONS ON NODES OF A
DISTRIBUTED NETWORK

RECEIVED

APR 15 2003

Technology Center 2100

Case No.: 0103376-00003

CERTIFICATE OF MAILING

The undersigned certifies that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as first class mail addressed to the Assistant Commissioner for Patents, Washington, DC 20231

Date: 4-10-03

David J. Powsner
Reg. No. 31,868

Information Disclosure Statement

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Pursuant to 37 C.F.R. §§ 56 and 97 *et seq.*, the Applicants cite the information on the accompanying modified form PTO 1449. The Applicants also enclose copies of the cited publications.

This Disclosure Statement is being filed under Rule 97(b), that is, within three months of the filing date of a national application (or entry of the national phase in the case of an international application) or before the mailing date of a first Office Action, whichever event occurs last.

The filing of this Statement shall not be construed as a representation that a search has been conducted, nor as an admission that the information cited herein is (or is considered to be) material to patentability, nor that the publication or information cited herein is prior art.

The Applicants understand no fees, apart from those referred to above, if any, are necessary in order to insure consideration of the information cited herein. If the Applicants understanding in this regard is incorrect, please charge any such fees to Deposit Order Account 141449. For this purpose, a duplicate of this document is enclosed.

Respectfully Submitted,



David J. Powsner, Reg. No. 31,868
Attorney for Applicants

Dated: 4-10-03

NUTTER, McCLENNEN & FISH LLP
155 Seaport Blvd.
World Trade Center West
Boston, MA 02110-2604
Telephone: 617-439-2717
Telefax: 617-310-9717

1163736.1

Form PTO-1449
(Rev. 8-83)U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO:
0103376-00003APPLICATION NO:
09/929,877

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

APPLICANT(S):
Afek et al.FILING DATE:
8/14/01GROUP ART UNIT:
2181

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE*

RECEIVED

APR 15 2003

Technology Center 2100

FOREIGN PATENT DOCUMENTS

DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION
					YES NO

OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, Etc.)

A	Bennett, J.C.R. et al. "Hierarchical Packet Fair Queueing Algorithms."
B	Bennett, J.C.R. et al. "High Speed, Scalable, and Accurate Implementation of Fair Queueing Algorithms in ATM Networks."
C	Bennett, J.C.R. et al. "WF ² Q: Worst-case Fair Weighted Fair Queueing."
D	Chiussi, F.M. et al. "Implementing Fair Queueing in ATM Switches: The Discrete-Rate Approach."
E	Chiussi, F.M. et al. "Minimum-Delay Self-Clocked Fair Queueing Algorithm for Packet-Switched Networks."
F	Demers, A. et al. "Analysis and Simulation of a Fair Queueing Algorithm," © 1989 Association for Computing Machinery.
G	Eckhardt, D.A. et al. "Effort-limited Fair (ELF) Scheduling for Wireless Networks," IEEE INFOCOM 2000.
H	Golestani, S.J. "Network Delay Analysis of a Class of Fair Queueing Algorithms," IEEE Journal on Selected Areas in Communications, vol. 13 no. 6 (August 1995) pp. 1057-1070.
I	Golestani, S.J. "A Self-Clocked Fair Queueing Scheme for Broadband Applications," IEEE © 1994 pp. 5c.1.1-5c.1.11.
J	Greenberg, Albert G. et al. "How Fair is Fair Queuing?" Journal of the Association for Computing Machinery vol. 39 no. 3 (July 1992) pp. 568-598.
K	Parekh, A.K.J. "A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks," Ph.D. Dissertation Massachusetts Institute of Technology (February 1992).
L	Parekh, A.K. et al. "A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks: The Multiple Node Case," IEEE/ACM Transactions on Networking vol. 2 no. 2 (April 1994) pp. 137-150.
M	Parekh, A.K. et al. "A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks: The Single-Node Case," IEEE/ACM Transactions on Networking vol. 1, no. 3 (June 1993) pp. 344-357.

	N	"Quality of Service Networking," downloaded from the web (address: http://www.cisco.com/univercd/cc/td/doc/cisintwk/ito_doc/qos.htm) © Cisco Systems, Inc.
	O	Rexford, J.L. et al. "Hardware-Efficient Fair Queueing Architectures for High-Speed Networks," IEEE © 1996 pp. 5d.2.1-5d.2.9.
	P	Shreedhar M. et al. "Efficient Fair Queueing Using Deficit Round-Robin," IEEE/ACM Transactions on Networking vol. 4 no. 3 (June 1996) pp. 375-385.
	Q	Stiliadis, D. et al. "Frame-based Fair Queueing: A New Traffic Scheduling Algorithm for Packet-Switched Networks," (July 18, 1995) pp. 1-43.
Examiner		Date Considered:
		*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and considered. Include copy of this form with next communication to applicant.

1163714.1

**RECEIVED**

APR 15 2003

Technology Center 2100